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Abstract—This paper proposes a new optimized design 
method for AC filter and switching frequency of parallel-
connected inverters with global synchronous pulse width 
modulation (GSPWM) to improve the efficiency or reduce 
the cost. Being different from the traditional design methods 
that only focus on the individual inverter itself, the quantity 
of parallel-connected inverters and the operational 
principles of GSPWM are involved as the key considerations 
for designing the proper ac filter values and switching 
frequencies. In specific, the general principles and the 
realization details are comprehensively elaborated. 
Experimental results are presented to verify the proposed 
theoretical findings. 
Keywords—Global synchronous pulse width modulation; 
optimized parameter; parallel-connected inverters; 
switching frequency; AC filter 
 
NOMENCLATURE 
N  Quantity of total parallel-connected inverters. 
NNS  Quantity of running inverters. 
X Quantity of quitting parallel-connected 
inverters. 
Y  Quantity of restarting parallel-connected 
inverters. 
M  Serial number of inverter (M=1,…,N). 
isum  Total grid-side current. 
isum,h  Total grid-side current harmonics. 
Isum,h   RMS values of isum,h. 
Isum,h,No RMS values of isum,h without GSPWM. 
Isum,h,GS RMS values of isum,h with GSPWM. 
Isum,h,No,max Maximum value of Isum,h,No. 
Isum,h,GS ,max Maximum value of Isum,h,GS. 
Ih,Limit  Grid-side current harmonic limitation. 
fs   Switching frequency. 
L   Inverter-side inductance. 
fs,limit  Lower limitation of fs. 
Llimit  Lower limitation of L. 
chM   Operation state of inverter M. 
TGS   Period of calculation part in GSPWM. 
φM,PWM  Phase shift angle between PWMM and PWM1. 
φM,PWMb Optimal phase shift angle. 
,M Err    Phase fluctuation around φM,PWMb. 
sum,h,min  Boundary of feasible region. 
I. INTRODUCTION 
Nowadays, plenty of photovoltaic (PV) stations and wind 
farms have been successfully built in rural areas driven by the 
environmental issues, economic factors, and social interests [1-
4]. In practice, a large number of grid-tied inverters are parallel 
connected to the point of common coupling (PCC) to integrate 
the large-scale renewable energy sources as shown in Fig. 1, 
where every inverter will obey with the power quality standards 
in traditional [5-6]. In principle, the harmonic performance of 
grid-tied inverters under steady state is mainly determined by 
the output filter and switching frequency, both of which are 
offline designed prior to the implementation. 
Actually, the grid-side current harmonics generated from 
parallel connected inverters do not simply accumulate at PCC, 
but can be attenuated among inverters [7-8]. The centralized 
carrier interleaving methods can attenuate the current harmonics 
but are not adaptive to the distributed inverters [9-11]. Some 
decentralized methods can realize the carrier interleaving 
without using central controller but can only be used in DC 
converters [12-14]. Aiming to reduce the high-frequency 
harmonics at PCC, the recently proposed global synchronous 
pulse width modulation (GSPWM) method [7] provided a 
feasible operation scheme by coordinating the PWM sequences 
among parallel-connected inverters. Besides, references [15-16] 
proposed a decentralized phase-locked-loop based carrier 
synchronization (PLL-CS) method for GSPWM, which 
significantly improves the operational adaptivity because it 
makes the GSPWM not rely on the low-latency communication 
system.  
Quite intuitively, when assuming GSPWM for parallel 
connected inverters, the output filter value and the switching 
frequency of individual inverter can be reduced to some extent 
as long as the power quality of PCC keeps qualified. However, 
the operational status of single inverter is variable. The 
reduction of filter value and switching frequency cannot be 
simply realized the same as the multi-leg inverter [17-18]. So 
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far, reference [19] has proposed a method to design the parallel-
connected inverters by only considering N-1 (one inverter quits) 
and N+1 (one inverter restarts) operation. While, the principles 
and details of optimized design method for parallel-connected 
inverters need to be further improved. 
This paper therefore fully investigates the design principle 
for output filter and switching frequency of grid-tied parallel-
connected inverters under the GSPWM operation. Regardless of 
the specific optimization techniques for individual inverters, e.g. 
the employment of wide-bandgap devices [20-21], multilevel 
topologies [22-23], high order filter [24-25], the proposed 
method mainly considers the accumulated harmonic 
performance at PCC under various operation scenarios and then 
derives the general principle for designing the output filter value 
and switching frequency when assuming the GSPWM operation 
because the electric utility company only evaluates the power 
quality of PCC but not the power quality of individual 
equipment connected to the PCC. Experimental results verified 
the proposed theoretical findings. 
II. BASIC PRINCIPLE AND PROCEDURES OF PROPOSED METHOD 
In this section, the basic principle of the proposed method is 
introduced with the brief analysis of GSPWM. After that, the 
main procedures and corresponding issues are presented. 
A. Basic Principle 
When many inverters are connected to the same PCC, their 
grid-side high order current harmonics will randomly 
accumulate at PCC because the phase shift angles of PWM 
sequences among multiple inverters change along with the time 
progress. The original purpose of GSPWM is to fix the phase 
shift angles of triangular carriers around their optimal values, so 
that the RMS value of the total current harmonics indicated by 
Isum,h can be minimized [7]. When using the GSPWM, the main 
challenges are the carrier synchronization and optimal phase 
shift angle calculation. The PLL based carrier synchronization 
method (PLL-CS), which is a distributed method, can be used 
to synchronize the carriers [15-16]. And the method proposed in 
[26] could help realize the distributed calculation in digital 
controllers of parallel-connected inverters. It is noted that the 
realization techniques of GSPWM will not bring challenges on 
hardware design. 
In the following, Isum,h,No and Isum,h,GS are defined as Isum,h 
without and with GSPWM, respectively. It is obvious that the 
maximum value of Isum,h,GS(t) can be much smaller than that of 
Isum,h,No(t), which is given as: 
sum,h,GS,max sum,h,No,maxI I       (1) 
According to (1), there is room left for reducing switching 
frequencies and filter values. 
Traditionally, the switching frequencies and filter values are 
designed according to the operational requirements of 
individual inverter, which means the parameter values are 
irrelevant to the quantity N of parallel-connected inverters [7]. 
While, the optimized switching frequencies and filter values can 
relate to N once assuming the GSPWM operation. The ideal 
relationship is illustrated in Fig. 2, where fs and L can be 
dramatically reduced with the increasing of N. The real 
relationship between optimized switching frequencies, filter 
values and N in practice should be carefully calculated as 
elaborated below. 
B. Main Procedures 
During the design procedures, what extent the parameters 
can be reduced but not worsen the power quality is quite 
important. So, the feasible region of parameters should be 
   
Fig. 1. Illustration of parallel-connected inverter. 
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Fig. 2. Comparative illustration of (a) switching frequency and (b) filter value 
variation trend with the proposed design method.  
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Fig. 3. Main procedures of the proposed method. 
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calculated firstly by considering the operational principles of 
GSPWM and limitation of current harmonics. After that, 
choosing the optimized parameters from the feasible region 
should consider the practical issues, e.g. power losses, cost and 
etc. The main implementation procedures of the proposed 
method are shown in Fig. 3, where the traditional method refers 
to the design method for individual inverter while the proposed 
method represents the optimized design method for parallel-
connected inverters with GSPWM. 
When calculating the boundaries of the feasible region, N 
and GSPWM operation principles are considered. Compared 
with multi-leg inverter, the parallel-connected inverters can 
change their states (on/off) individually. That means, the 
operation states of whole parallel-connected inverters are much 
more complicated. Moreover, the elimination of current 
harmonics is realized by using GSPWM instead of the 
traditional phase-shifted PWM generated from one controller, 
which means the operational principles of GSPWM should be 
taken into consideration. Additionally, the optimized design 
should take into account all the possible operation scenarios of 
both inverters and GSPWM. Therefore, these issues make the 
feasible region calculation much more difficult compared with 
those in multi-leg inverter. 
III. REALIZATION DETAILS OF THE PROPOSED METHOD 
Two procedures of the proposed method have been briefly 
presented in the last section. In this section, the realization 
details of these two procedures are comprehensively elaborated. 
A. Feasible Region Calculation 
The GSPWM mainly contains the Calculation part and the 
Synchronization part [7]. The Calculation part in Global 
Synchronization Unit (GSU) can calculate the optimal phase 
shift angles according to the received operational parameters of 
inverters and the Synchronization part can fix the phase shift 
angles of carriers with limited fluctuation among distributed 
inverters by using the phase-locked-loop based carrier 
synchronization (PLL-CS) method, respectively.  
Although the details of GSPWM have been presented in [7, 
15], it has never been analyzed from the point of calculating 
feasible region of AC filter and switching frequency. For the 
convenience of analysis, the GSPWM is simplified as shown in 
Fig. 4, where only the necessary parameters for calculating 
feasible region are reserved.  
The total quantity of inverters is defined as N and the serial 
number of inverters is defined as M, where M=1,…,N. 
Considering that some inverters may quit during the operation, 
NNS is used to indicate the number of inverters that are operating, 
where NNS≤ N. The operation state of inverter M is indicated by 
chM, and matrix ch indicates the operation states of parallel-
connected inverters, which is given as:  
 ( ) ( ) ( )1=    =0 or 1 N Mt ch t ch t ch  ch  (2) 
Where, chM=1 means that inverter M is producing power 
while chM=0 means that inverter M has stopped producing 
power. chM=0 may indicate the fault of inverter or the normal 
shutdown which could happen when the DC input power is 
insufficient. So, ch(t) is assumed as the totally random value and 
chM can change between 0 and 1 at any time. Meanwhile, the 
GSU can only receive ch(kTGS) at TGS, which is defined as the 
GSPWM period referring to the time interval between two 
adjacent GSPWM operations as shown in Fig. 5. Other 
parameters, such as the topology, rated power, dc-link voltage, 
modulation strategy etc., are determined by the specific 
application scenario. So, these parameters are assumed as the 
pre-known values in this paper.  
PWMM and PWM1 refer to the PWM sequences of inverter 
M and inverter 1, respectively. φM,PWM  indicates the phase shift 
angle between PWMM and PWM1. When assuming GSPWM, 
φM,PWM is not a random value but will track φM,PWMb gradually 
within a limited fluctuation range, which is given as: 
( ) ( )( )
1, ,
, _ max , , _ max
= +
[ , , ]    
GS
Err N Err
M Err M Err M Err
t kT
 
  
=  
    
PWM PWMb Err
Err
φ φ ch Δφ
Δφ
-
    (3) 
Where, ErrΔφ   refers to the matrix of the phase 
fluctuations. For inverter M, ,M Err  is the phase fluctuation 
around φM,PWMb. , _ maxM Err   is the maximum range of 
fluctuation which is mainly determined by the synchronization 
strategy in Synchronization part [15] and can be assumed as a 
pre-known value in this paper. φPWMb indicates the matrix of 
sumi
…
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Fig. 4. Illustration of distributed parallel-connected inverters with GSPWM. 
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Fig. 5. Time sequences and change of variables of Calculation Part. 
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calculated optimal phase shift angles among inverters: 
( )( )
( )( )
( )( )
1,
,
=
PWMb GS
GS
N PWMb GS
kT
kT
kT


 
 
 
 
 
PWMb
ch
φ ch
ch
    (4)
 
Where, φM,PWMb is calculated in Calculation part and mainly 
determined by ch(kTGS) because other parameters are assumed 
to be the fixed values. 
After defining all the variables of GSPWM, the RMS of total 
current harmonics using GSPWM is given as: 
   
( ) ( )( )( )
( ) ( )
( )( )
( )( ) ( )( )
,
M,hf
,
0
sum
2
+
,h
M,hf
1 1
M,hf , ,
, , +
,
=
M PWMb GS
M Err
s GS
kTN j
M GS s
f f M
M PWMb GS M PWMb GS
f L t kT
ch kT I f L
T kT
I
e
k n




  
 
   
= + =
  
   
=  
PWMb Err
ch
ch ,φ ch Δφ
ch ch
  (5) 
Where, IM,hf(fs,L) indicates the RMS of current harmonics 
when the switching frequency and filter parameter are fs and L, 
which can be obtained using Double Fourier Method. η indicates 
the amplitude/phase coefficient of harmonics caused by 
different topologies or different modulation methods, e.g., 
single-phase, three-phase, DPWM, SPWM, etc. Additionally, 
when the grid voltage contains low-order harmonics, the 
modulation waveforms will produce the corresponding 
distortion and consequently influence the high frequency 
current harmonics. In this case, the one-dimensional method can 
be employed to calculate the switching harmonics of the 
arbitrary modulated wave [27]. 
The L-filtered inverter is firstly considered when calculating 
the feasible region. Isum,h is expressed as: 
( ) ( )( )( )
( ) ( )
( )( )
( ) ( )( )( )
( ) ( )( )( )
,
M,hf
,
0
2
+
M,hf
1 1
sum,h
sum,h
sum,h
sum
nd
,h
i
, , +
1
= 1,1
1
+
1
= +
=
M PWMb GS
M Err
s GS
kT
N j
M
f f Ms
GS
s
GS
f L t kT
ch t I e
f L
t kT
f L
t k
L L
I
g
g T






 
   
= + =
   

= 


 
PWMb Err
ch
PWMb Err
PWMb Err
ch ,φ ch Δφ
ch ,φ ch Δφ
ch ,φ ch Δφ
 
 (6) 
Where, sum,h   indicates the product of fs and L. gsum,h 
includes all the other variables except of fs and L when 
calculating Isum,h. IM,hf and η are constant value for specific 
topology and modulation method, so they are involved in gsum,h 
as constant coefficient. In order to consider the mismatch of 
filter parameters in practice, κ is added in (6) to indicate the 
coefficient between the real L and the claimed inductance Lind. 
The minimum value of κ which reflects the worst mismatch can 
be checked in the datasheet. After obtaining the boundary of L 
which is sum,h  with the proposed method, the boundary for 
choosing the real inductance is sum,h /   . Doing so, the real 
current harmonics can still meet the grid requirement even the 
worst mismatch occurs. In the following analysis, κ is assuming 
as 1 in the following. 
In practice, fs and L cannot be too small, otherwise Isum,h will 
exceed the grid harmonic limit which is indicated by Ih,limit. So, 
in order to get the boundaries of fs and L, the largest gsum,h should 
be found. gsum,h is determined by the value of ch(t), ch(kTGS), 
ErrΔφ . The model for calculating gsum,h,max is expressed as: 
( ) ( )( )( )
( ) ( )
, _ max , , _ ma
su
x
m,hmax    
s.t 0  1;     
+
0  1
GS
GS
M Err M Err M E r
M M
r
t kT
t k
g
ch or ch orT
  
= =
    
PWMb Errch ,φ ch Δφ
           -
        (7) 
Where, φM,PWMb(ch(kTGS)) is the dependent variable which 
is obtained from the following model: 
 
( ) ( )( )su
,
m,h
0 3
min       
s.t  0 6
GS
M PWM
kT tg
   
PWMch ,
 
φ
      
   (8) 
After obtaining gsum,h,max , the boundary of fs and L which is 
indicated as sum,h,min  can be calculated as: 
sum,h,max
sum,h,min
h,limit
=
g
I
              (9) 
And the feasible region is given as: 
sum,h,minsf L                   (10) 
Eq. (7)-(9) are general formula which can also be employed 
when the parameters of inverters are different. But it will cost 
much time to find gsum,h,max directly because there are so many 
combinations of ch(t), ch(kTGS) and ErrΔφ . So, (7) should be 
further simplified by deeply analyzing the principles of 
GSPWM. 
Considering that the Calculation part leads to infinite 
operation combination of ch(t) and ch(kTGS), while the 
Synchronization part leads to the synchronization fluctuation 
ErrΔφ , the following two steps are employed to simplify eq. (7), 
which are to find the worst operation combination by involving 
the influence of Calculation Part and find the worst 
synchronization fluctuation by involving the influence of 
Synchronization Part. In the following, these two steps are 
presented in details. 
(a) Finding the Worst Operation Combination 
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Fig. 6. Detailed illustration of phase shift angle changing and trajectory of gsum,h 
in 4-1 condition. 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on April 16,2020 at 11:39:16 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.2987079, IEEE
Transactions on Power Electronics
 
 
IEEE TRANSACTIONS ON POWER ELECTRONICS 
 
According to the operation principles of Calculation Part 
and (7), both ch(t) and ch(kTGS) can change between 0 and 1 
separately. The goal of (7) is to find gsum,h,max. So, some 
combination of ch(t) and ch(kTGS) which will not lead to 
gsum,h,max can be ignored by analyzing the Calculation Part. 
For the convenience of analysis, the steady state conditions 
and transient state conditions are defined. The steady state 
conditions mean that ch(t) is equal to ch(kTGS), while transient 
state conditions mean that ch(t) is not equal to ch(kTGS). For 
example, NNS-X condition means X inverters stop operating 
while NNS+Y condition means Y inverters begin operating. Two 
simple examples: 4-1 and 3+1 conditions are analyzed in the 
following to reveal phenomena of NNS-X and NNS+Y conditions. 
After analyzing NNS-X and NNS+Y conditions, the conclusions 
which can help to ignore many combinations are drawn. In these 
two examples, fs and L are assumed as 10kHz and 3.5 mH, 
respectively.  
The 4-1 condition is firstly analyzed in order to clearly 
introduce the details of transient state conditions. Fig. 6 shows 
the zoomed illustration of ch(t), ch(kTGS), φM,PWMb(ch(kTGS)), 
φPWM(t), carriers in 4 inverters and Isumh (from top to bottom) 
within one GSPWM period. In specific, Fig. 6 contains two 
steady state conditions ([T1, T2] and [T5, T6]) and one transient 
state condition ([T2, T5]). At T2, inverter 4 stops producing power 
and ch(t) changes from [1,1,1,1] to [1,1,1,0] suddenly. The 
states of inverters may change at any time. But GSU can only 
detect this change at T3. At T3, the new ch(kTGS) is transmitted 
to GSU and ch(kTGS) will change from [1,1,1,1] to [1,1,1,0]. 
Then the GSU calculates the new φM,PWMb(ch(kTGS)) according 
to the received ch(kTGS) and transmits φM,PWMb(ch(kTGS)) to 
each inverter at T4. φPWM(t) will track φM,PWMb(ch(kTGS)) and 
change to the new values gradually during [T4, T5]. After T5, the 
system is back to steady state condition. Ignoring the sudden 
jump of gsum,h at T2, which is mainly caused by the sudden 
change of fundamental current, the trajectory of gsum,h can be 
divided into 4 parts which are defined as gsum,h([T1,T2]), 
gsum,h([T2,T4]), gsum,h([T4,T5]), gsum,h([T5,T6]). gsum,h([T1,T2]) and 
gsum,h([T5,T6]) are gsum,h under steady state conditions and 
gsum,h([T2,T4]) is gsum,h under transient state condition. 
gsum,h([T4,T5]) indicates the transition from gsum,h([T2,T4]) to 
gsum,h([T5,T6]). It can be concluded that gsum,h([T5,T6]) is always 
smaller than gsum,h([T2,T4]) because φM,PWMb(ch(kTGS)) has been 
updated to further minimize gsum,h according to the new ch(kTGS). 
This conclusion is applied to every NNS-X condition even when 
the parameters of inverters are totally different. That means, for 
each steady state condition, there will always be NNS-X transient 
state conditions that have comparatively large gsum,h. 
Under transient state condition, tdelay indicates the time 
interval from the transient state condition happening to updating 
φM,PWMb(ch(kTGS)). tdelay is smaller than one GSPWM period 
TGS. tchange indicates the tracking time of φPWM(t) and is 
determined by DSP and tracking strategy. For most inverters, 
tchange is smaller than 1 second [7]. 
Next, the 3+1 operation condition as shown in Fig. 7 is 
analyzed in order to introduce the relation between NNS+Y 
condition and NNS-X condition. In the NNS-X condition 
introduced above, chM can change from 1 to 0 at any time. But, 
chM can only change from 0 to 1 after the inverter receives the 
command sent from GSU. Fig. 7 shows the zoomed illustration 
of operation procedures and the trajectory of gsum,h under 3+1 
condition. At T2, inverter 4 will send its requirement to the GSU 
and ch(kTGS) will change from [1,1,1,0] to [1,1,1,1]. Then from 
T2 to T4, φM,PWMb(ch(kTGS)) is updated and sent back to inverters. 
At T5, inverter 4 will begin to produce power and ch(t) changes 
from [1,1,1,0] to [1,1,1,1]. Comparing gsum,h in Fig. 6 and Fig. 7, 
it can be seen that 3+1 condition is the reverse process of 4-1 
condition from the harmonic performance point of view. 
Generally, NNS+Y is the reverse process of (NNS+Y)-Y, which is 
just another NNS-X condition by replacing NNS by NNS+Y.  
In the above two examples, only the simplest conditions are 
introduced. But it can be seen that: 1) gsum,h under NNS-X 
transient state condition is larger than gsum,h under steady state 
conditions. 2) gsum,h under NNS+Y transient state condition is the 
same as that under NNS-X transient state condition. In practice, 
ch(t) may change several times in one GSPWM period. But the 
operation conditions can still be separated into NNS-X or NNS+Y 
conditions. According to the conclusions above, the harmonic 
performance of all transient conditions can be covered by the 
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Fig. 7. Detailed illustration of phase shift angle changing and trajectory of gsum,h 
in 3+1 condition. 
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Fig. 8. Illustration of synchronization fluctuation. (a) The fluctuation of 
φM,PWM ; (b) The fluctuation of gsum,h caused by the fluctuation of φM,PWM. 
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harmonic performance of NNS-X conditions.  
By only considering the NNS-X conditions, gsum,h can be 
found through the following model: 
( ) ( )( )( )
( ) ( )
( ) ( ) ( )
sum,h
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s.t 0  1;                     2
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+
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Δ
  
ch φ
 
           (11) 
Doing so, the calculation burden is dramatically reduced. 
(b) Finding the Worst Synchronization Fluctuation 
After finding the worst operation condition, the influence of 
synchronization fluctuation is added. In practice, PWM signals 
cannot be synchronized without any fluctuation as shown in Fig. 
8(a). According to [15], the maximum phase fluctuation can be 
controlled within the limited range. The maximum fluctuation 
is indicated by , _ maxM Err  . As shown in Fig. 8(b), the 
fluctuation of φPWM will make gsum,h fluctuate. So, the rise of 
gsum,h caused by the phase fluctuation should be considered. 
Assuming that the worst condition calculated by (11) is 
ch(t)=ch_w1 and ch(kTGS)=ch_w2, ch_w1 and ch_w2 are 
substituted into the following model: 
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      (12) 
Where, only ErrΔφ   are variables in this model. After 
solving (12), the value of gsum,h,max can be obtained.  
To be noted, for scenarios where the parameters of inverters 
are exactly the same, the model expressed in (11) and (12) can 
be further simplified. In these scenarios, the optimal phase shift 
is only influenced by NNS, so the equation to calculate φM,PWMb 
is given as: 
 ( ),
1
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M
M N
N
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−
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The worst operation combination can be expressed as: 
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The solution of (14) is assumed to be NNS_W and XW. Being 
similar to (12), when considering the phase fluctuation, gsum,h,max 
can be expressed as: 
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Although (14) and (15) are complicated, most of variables 
except N can be obtained according to the known parameters.  
B. Choosing Optimized Parameters  
The above calculation mainly considers the limitation of 
total current harmonics. In practice, the reduction of switching 
frequency and filter value will influence the inverter stability. 
On the one hand, the switching frequency cannot be too small, 
or the time delay caused by the sampling and PWM updating 
can reduce the controller bandwidth [28]. On the other hand, if 
the filter value of inverter is reduced, the stability margin will 
be reduced simultaneously under the same grid impedance [29]. 
So, the minimum switching frequency and filter inductance 
should be considered as the boundaries of feasible region either. 
In this paper, they are assumed as pre-known value and 
indicated by fs,limit and Llimit, respectively. For case, where only 
one inverter is left to produce the output power, its generated 
current harmonics can be easily determined upon knowing the 
selected L and fs. Therefore, as long as the defined boundary of 
fs,limit and Llimit could make current harmonics from one inverter 
smaller than Ih,limit, the above proposed method can satisfy the 
operation of such extreme condition, otherwise, fs,limit and Llimit 
should be adjusted. 
After obtaining the feasible region, the optimized parameters 
will be selected in the feasible region according to the specific 
purpose, such as power loss minimization as shown in the 
following model: 
( ) ( )
( )
,
1
su s,m,h,m limit limitin
min   , ,
 . .           
N
loss s M total s
M
s s
P f L P f L
s t f L N f f L L
=
=
   

(16) 
where, PM,total(fs,L) is the sum of the losses PM,loss(fs,L) from 
every inverter. The main power losses consist of semiconductor 
loss and inductor loss. The semiconductor loss contains 
switching loss PSW and conduction loss PON, while the inductor 
loss contains iron loss PFe and copper loss PCu. Then, PM,loss(fs,L) 
can be expressed as: 
( ) ( ) ( )
( ) ( )
SW ON
Fe
M,l
C
os
u
s , , ,
                    , ,
s s s
s s
P P
P
P f L f L f L
f L P f L
= +
+ +
   (17) 
The mathematic model of (16) can be solved using Particle 
Swarm Optimization (PSO) method, which is widely used and 
will not be introduced here. After solving (16), the final 
optimized parameters could be obtained. 
To be noted, the proposed method can also be employed for 
LCL-filtered inverter. Comparing LCL filter and L filter, the 
total inductance of LCL-filter is about 1/2 of the inductance 
selected for L-filter in traditional [30]. When using the proposed 
method, the inductance of L-filter can be half of the inductance 
designed by the traditional method when N is larger than 2 
according to Fig. 9 in next section. So, with the proposed 
method, the inductance of redesigned L-filter is close to the 
inductance of LCL-filter. Then the LCL filter can be replaced by 
L filter when many inverters are connected in parallel. 
Additionally, the resonance problem of parallel-connected LCL 
filter inverters [31-33] can be avoided by using the simplified L 
filter. 
After reducing the filter value, the multi-sampling method 
can be used to detect fault current and the improved control loop 
can compensate the effect of additional fault current contributed 
from reduced value filter. 
In implementation, few of the redesigned inverters can be 
grouped as one unit as long as it can fulfill the operational limits. 
When increasing the scale of PV station or battery energy 
storage system, at least one group should be assumed. Doing so, 
it is not necessary to change the filter values and the switching 
frequencies of already installed inverters. 
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IV. EXPERIMENTAL VERIFICATION 
The whole procedures of the proposed method have been 
introduced in details. In this section, a prototype with four 
inverters is employed to verify the effectiveness of the proposed 
design method. These four distributed inverters have their own 
independent DC sources, three-phase circuits, output L filters 
and digital controllers. The inverter parameters are listed in 
Table I. All inverters are connected to an emulated grid using a 
programmable AC source AMETEK-CI-4500LS, whose RMS 
value of output voltage is 110V and output frequency is 50Hz. 
The power losses are measured by the power analyzer 
VOLTECH PM6000. 
Table Ⅰ Parameters of inverters 
 Parameter Value 
Basic parameters of 
inverter 
VM,dc 350 V 
Vac 110 V 
PM 1 kW 
f1 50 Hz 
IM,1 3A 
Parameters of switch 
(IGBT 
FF100R12RT4) 
Vstress 350 V 
Istress 1.27 A 
tdon 0.13 us 
tdoff 0.3 us 
tf 0.03 us 
VCE(sat) ≈1 V 
fs <20kHz 
Parameters of 
inductor (Fe-Si-Al: 
Kool Mu 77192) 
L 3.5 mH 
CFeh 0.193*10
-6 
Mh 1.29 
Nh 2.01 
Bmh0 0.1 
G0 86 cm
3 
Ih0 5.2 A 
RCu0 0.02 Ω 
 
 
Fig. 9. Results of feasible region calculation by using traditional method and 
the proposed method. (a) gsum,h,max; (b) sum,h,min ; (c) The feasible region. 
 
 
Fig. 10. Calculated power losses and efficiency with different inductance 
values and switching frequencies when N=4. 
 
Fig. 11. The photo of the experimental prototype. 
 
 
Fig. 12. Experimental waveforms without using GSPWM. (a) Experimental 
waveform and zoomed view of Isum,h; (b) Current waveforms when the 
maximum value of Isum,h appears. 
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Following the procedures in Section Ⅲ-A, gsum,h,max is 
calculated by fully considering the influence of Calculation Part 
and Synchronization Part. In specific, gsum,h,max with different N 
is illustrated in Fig. 9(a).  
Assuming that the RMS value of output current for each 
inverter is 3A, Ih,limit in this experiment is given as: 
      h,limit =5% 3A =0.15  AI N N            (17) 
Then according to (9), sum,h,min  is obtained from gsum,h,max 
and Ih,Limit as shown in Fig. 9(b). 
Finally, the boundaries of fs and L can be drawn in Fig. 9(c) 
using the following formula: 
sum,h,min = sf L                   (18) 
In this example, fs,limit and Llimit which are assumed as 5kHz 
and 2mH are also drawn in Fig. 9(c). 
According to Fig. 9, the traditional method can be seen as a 
special application of the proposed method when N=1. When 
N>1, the feasible region obtained by the traditional method is 
unchanged while the feasible region obtained by the proposed 
method becomes larger. There are 4 inverters in this prototype, 
so the feasible region for 4 inverters is used in the following 
verification. 
Next, the switching frequency and ac filter inductance are 
chosen by optimizing the specific goals. In this case, the goal is 
to minimize the power losses. The relationship between power 
losses, fs and L is shown in Fig. 10. By considering the 
boundaries, the optimized combination of fs and L can be 
calculated, which refers to 5kHz and 3.5mH. Compared with the 
parameters designed by the traditional method which are 10kHz 
and 3.5mH, fs becomes much smaller.  
After choosing the AC filter and the switching frequency, the 
total current harmonics and the power losses using the proposed 
method and traditional method are measured and compared as 
elaborated below. The experimental prototype is shown in Fig. 
11. 
A. Current Harmonics Measurement of Traditional Method 
When using the traditional method, fs and L are 10kHz and 
3.5mH, respectively. Additionally, GSPWM is not employed. 
The isum is shown in Fig. 12(a), where Isum,h will change with the 
time progress. Fig. 12(b) shows the experimental waveforms 
 
Fig. 13. Experimental trajectory of Isum,h during 4-1, 3+1 conditions. 
 
  
Fig. 14. Experimental waveforms of i1, i2, i3, i4 and isum during 4-1 conditions. 
(a) The transient waveform during 4-1 condition; (b) Zoomed view of (a). 
 
Fig. 15. Zoomed view of current waveforms at different moment. (a) Current 
waveforms at moment A; (a) Current waveforms at moment B; (c) Current 
waveforms at moment C. 
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when the maximum value of Isum,h appears, where Isum,h is 0.6A. 
B. Current Harmonics Measurement of the Proposed Method 
The total current harmonics are measured in this subsection 
to verify that the chosen parameters can still make the current 
harmonics meet the grid requirement. 
Firstly, the 4-1 and 3+1 conditions are tested. 4-1 and 3+1 
conditions are not the worst conditions but they can show the 
operation details of NNS-X and NNS+Y conditions when GSPWM 
is employed. Fig. 13 shows Isum,h and the operation modes in 250 
seconds. In this experiment, the inverter 4 quits at 25 seconds 
and Isum,h rises from 0.12 A to 0.34 A suddenly, because the phase 
shift angles of the remaining inverters have not been changed. 
The current waveforms around 25 seconds and their zoomed 
view are shown in Fig. 14(a) and (b), respectively. Further, the 
switching harmonics at moment A, B, C which are identified in 
Fig. 13 are shown in Fig. 15. When all inverters are operating, 
the phase shift values are 0°, 90°, 180°, 270° while Isum,h is 0.12 
A. When inverter quits, the phase shifts of other inverters have 
not been updated. So, Isum,h will rise to 0.34 A. At 50 seconds, 
the GSU sends the updated phase shift values to inverter 1, 2 
and 3 to change their phase shift angles from 0°, 90°, 180° to 0°, 
120°, 240°. So, Isum,h will reduce gradually from 0.34 A to 0.16 
A. So far, the 4-1 condition has been tested. Next, inverter 4 
sends its requirement of restarting to GSU at 150 s. The GSU 
will calculate the new optimal phase shift and send them back 
to all inverters. Then the phase shifts of inverter 1, 2 and 3 will 
change from 0°, 120°, 240° to 0°, 90°, 180°. Isum,h rises from 
0.16 A to 0.34 A. After the restarting of inverter 4, Isum,h reduces 
from 0.34 A to 0.12 A gradually. The experimental results 
verified that the 3+1 condition is the reverse process of (3+1)-1 
condition, which consequently verifies that NNS+Y condition is 
the reverse process of NNS-X condition as analyzed in this paper.  
Secondly, the worst condition is tested to verify whether 
Isum,h is always smaller than Ih,limit. When inverter 3 and inverter 
4 stop, Isum,h rises from 0.12 A to 0.48 A, whose trajectory is 
shown in Fig. 16. As a consequence, Inverter 1 and inverter 2 
need to change their phase shifts to minimize Isum,h. After a while, 
 
Fig. 16. Experimental trajectory of Isum,h during 4-2, 2+1 and 3+1 conditions. 
 
  
Fig. 17. Experimental waveforms of i1, i2, i3, i4 and isum. (a) The transient 
waveform during 4-2 condition; (b) Zoomed view of (a); (c) The transient 
waveform during 2+1 condition.  
 
Fig. 18. Experimental (a) power losses and (b) efficiency with different 
switching frequencies and filter values.   
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on April 16,2020 at 11:39:16 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.2987079, IEEE
Transactions on Power Electronics
 
 
IEEE TRANSACTIONS ON POWER ELECTRONICS 
 
inverter 3 and inverter 4 restart respectively. Fig. 17(a) shows 
the waveforms during 4-2 operation, where Isum,h is 0.48 A while 
the calculated Ih,limit is 0.6 A because the calculations take the 
maximum phase shift fluctuations into consideration. So, Isum,h  
can always be smaller than Ih,limit even when the worst condition 
occurs. That means the proposed design method can completely 
guarantee that the harmonic performance is qualified. 
In a word, the experimental results have verified that Isum,h  
can always meet the requirement in every possible condition, 
which means the proposed method can well design the parallel-
connected inverters without influencing the current quality. 
C. Power Losses Comparison 
After measuring the total current harmonics, the power 
losses with different parameters are measured to verify that the 
proposed method can improve the efficiency. Limited by the 
available inductors in lab, the power losses at some selected 
operation points were measured. The selected inductor values 
are 2.1mH, 2.8mH, 3.5mH, 4.2mH, while the selected switching 
frequencies are 5kHz, 7.5kHz, 10kHz, 12.5kHz, 15kHz, 
respectively. The power losses with different fs and L are 
measured as shown in Fig. 18, where 20 operation points can be 
divided into three groups. The green points mean the feasible 
solutions for the traditional method and the proposed method. 
The yellow points mean the feasible solutions only for the 
proposed method. The red points mean the infeasible solutions. 
If the traditional method is employed, the optimized solution is 
point 11. When the proposed method is employed, the optimized 
solution is point 19. The proposed method can minimize the 
power losses and the inverter efficiency reaches 96.9%. To be 
noted, the efficiency is lower than the commercial inverter 
because the experimental prototype is not fully optimized in 
terms of semiconductor devices, inductors, wiring and etc. But 
the experimental results can still verify the advantage of the 
proposed method. 
V. CONCLUSION 
This paper proposes an optimized design method for 
parallel-connected inverters with global synchronous pulse 
width modulation. Being different from the traditional design 
methods that focus on individual inverter, the main contribution 
of the proposed method is that the quantity of parallel-connected 
inverters and operational principles of GSPWM are fully 
considered when designing the filter values and switching 
frequencies. Doing so, filter values and switching frequencies 
can be reduced while keeping the total current harmonics still 
conform to standards. 
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